ASIM team
LIP6 Laboratory
Paris, France
next up previous contents
Next: Structural test Up: Functional test Previous: Internal serial loop back

External serial loop back

In this last step, the serial output of each HSL is externally connected to its serial input. Then, data are sent into R3P by the parallel port 0, the routing tables are loaded so that the data follow the path running through HSL1, HSL2, ...., HSL7 to be finally available on the parallel output of port 0.


 
Figure 6.1: Functional test scenario  

next up previous contents
Next: Structural test Up: Functional test Previous: Internal serial loop back

Server design A. Fenyö
mpc@mpc.lip6.fr - contact people
About this Web Site
$Date: 1998/02/14 17:06:25 $ 		Copyright © 1997-1998 UPMC/LIP6
All rights reserved