ASIM team
LIP6 Laboratory
Paris, France
next up previous contents
Next: PCI-DDC Status Mask Register Up: PCI-DDC Status Register Previous: internal status

RCUBE status


\begin{mydescription} \item[R3 Status] When PCI-DDC is connected with a RCUBE r... ...bit of the R3 status is one, the R3 status Error bit is set.\end{mydescription}

next up previous contents
Next: PCI-DDC Status Mask Register Up: PCI-DDC Status Register Previous: internal status

Server design A. Fenyö
mpc@mpc.lip6.fr - contact people
About this Web Site
$Date: 1998/02/14 17:06:25 $ 		Copyright © 1997-1998 UPMC/LIP6
All rights reserved