ASIM team
LIP6 Laboratory
Paris, France

next up previous
Next: System Boot and Debug Up: SmartHSL Features Previous: System Control and Status

System Environment

The DSP56301 uses a 66 MHz clock. It's a RISC processor that can execute one ALU operation and two moves each cycle. 6 DMA engines are also available for parallel data transfers.

The DSP also provides 4 Kword program and 2x2 Kword data on-chip memory. This capacity can be extented by a 64, 128, 256 Kword optional external memory.

SmartHSL also provides a 512 KB flash ROM, which can be used for stand alone boot.


next up previous
Next: System Boot and Debug Up: SmartHSL Features Previous: System Control and Status

Server design A. Fenyö
mpc@mpc.lip6.fr - contact people
About this Web Site
$Date: 1998/02/14 17:06:25 $
Copyright © 1997-1998 UPMC/LIP6
All rights reserved